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An ultra thin ﬁlm (5 nm) high-k Hafnium oxide dielectric, grown on a doped p-Si(100) substrate by the
atomic layer deposition technique has been investigated for resistive and capacitive switching with and
without illumination of light. As grown samples illustrate small non-switching leakage current under high
applied electric ﬁelds and probe frequencies and trap charge assisted counter-clockwise capacitance–
voltage behavior. A unique resistance switching was observed under illumination of 15–60 mW light. In
the ﬁrst cycle, the light assisted switching provide a 104 : 1 resistance ratio, which diminishes in the next
cycle onward, which may be due to irreversible charge injection in the oxide layers. The band oﬀset and
band match-up energy diagram for the charge carriers responsible for resistive switching and charge
trapping near the interface have been demonstrated under the application of a bias electric ﬁeld and light.Introduction
Nowadays resistive random access memory (RRAM) has been
considered the most promising non-volatile random-access-
memory (NVRAM) for a variety of logic applications. A large
number of potential binary and ternary oxides have been
showing high speed resistance switching states and large ON/
OFF resistance ratio useful for RRAM applications.1–3 These
systems have profound potential for next generation logic and
memory elements due to their low power consumption, excel-
lent charge retention and easy to integrate with silicon.4 The
simple structure for realization of RRAM device is a cross-bar
structure with insulating oxide layer sandwiched between top
and bottom metal electrodes. On the other hand, the basic
criterion for complementary-metal-oxide-semiconductor CMOS
logic devices is the direct integration of binary and ternary
oxides with the silicon. These transition metals based binary
and ternary oxides in their crystalline and amorphous phases
have been considered in metal–insulator–semiconductor (MIS)
conguration for next generation logic devices and metal–
insulator–metal (MIM) conguration for the nonvolatile resis-
tive switching elements.5 It is also very important to understand
the photoconductivity of oxides integrated with silicon, which
under illumination of light injects charge carriers across the
interfaces and change the band match-up diagram structure.6,7
Ultra thin lms and device structures of these materials were
integrated with Si utilizing sophisticated equipments such as
molecular-beam or electron beam deposition, pulsed laser. S. Krishnan Marg, New Delhi 110012,
search (AcSIR), CSIR-National Physical
rishnan Road, New Delhi 110012, India
51deposition, metal–organic chemical vapor deposition and
atomic layer deposition techniques. Above mentioned tech-
niques were widely used for fabrication of ultra thin lms of
HfO2,8–11 TiO2,12 Al2O3,13 LaGdO3,14 DyScO3,15 SrTiO3 (ref. 16)
YCrO3 (ref. 17) etc. which have been showing a tremendous
potential for memory and logic applications.
Ultra thin hafnium oxide (HfO2 : HFO) thin lm is one of the
most promising material among the high-k dielectrics which
has been considered for resistive switching elements due to
their high dielectric constant (21), low leakage current, high
optical band gap (5.8 eV), and compatible with silicon.18,19 To
utilize very low power consumption and multiple-memory logic
states during the read and write process, a novel optical method
has been demonstrated in resistive memory devices. Light
assisted resistive logic states have been reported for Al2O3 oxide
sandwiched between Pd and SiO2/Si with controlled exposure to
the top surface of alumina.20 Other binary and ternary oxides
have also shown an extra degree of freedom in resistive states
under controlled illumination of light, which may be a signi-
cant development in the eld of information and NVRAM
technology.21–23 On the other hand, devices directly integrated
on Si is highly sensitive to the illumination of moderate light
intensity which partially or permanently changes the band
oﬀset alignment and creates photon assisted trap levels near
the diﬀerent interface. To understand the basic physics, band
alignment behavior, reproducibility, and device life time, it is
due to have methodical investigation on the functional prop-
erties of HfO2–SiO2/Si heterostructures under diﬀerent light
ambient condition.
In this report, illumination of light on high-k HFO protective
layer with semi transparent top gold metal electrode for Au/
HFO/SiO2/Si heterostructure has been studied. Photon assisted
charge transport from metal through the insulator layer isThis journal is © The Royal Society of Chemistry 2015
Fig. 1 (a) show schematic diagram of Au/HFO/SiO2/Si hetero-
structure, (b) HRTEM image of 600 C annealed heterostructure with
bar scale of 5 nm.
Fig. 2 Room temperature grazing incidence X-ray diﬀraction patterns
of Au/HFO/SiO2/Si heterostructure.
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View Article Onlinefacilitated because of the minimal conduction band oﬀset. The
illumination of light with certain threshold electric (E)-eld on
heterostructure has permanently changed the high resistive
states of device and the band alignment.
Experimental details
The ultra thin lms of HfO2 (4–5 nm) were fabricated using
atomic layer deposition technique on SiO2 (1 nm)/p-Si
substrate. The details of the fabrication and deposition condi-
tions are given elsewhere.12,24 As deposited amorphous phase of
these lms were changed to polycrystalline in nature aer post
annealing at 600 C in nitrogen ambient. A high resolution
transmission electron microscopy (TEM) image of HFO/SiO2/Si
interface was obtained to check the inter-diﬀusion across the
layers and crystalline nature of the high-k HFO. The crystal
structure of the lms was characterized using an X-ray diﬀrac-
tometer (PANalytical; Model; X'Pert3 MRD) employing grazing
incidence and Cu-Ka radiation. A Precision Multiferroic tester
(Radiant Technologies Inc.), Keithley 236 source meter, and a
halogen–tungsten light source with power (10–60 mW) were
employed to evaluate the eﬀect of light on current–voltage and
capacitance–voltage measurements. The spectral response of
the light source was similar to the standard halogen–tungsten
lamp having lament temperature near 3200 K to 2800 K. The
intensity of the light was modied using an in-house fabricated
set up in which the lens was attached with the halogen–tung-
sten lamp. The power of light source was decided by various
distances between source lamp and lens which nally fall on the
devices with diﬀerent power. The in-house light source setup for
various lengths was calibrated with the standard photodetector
with various head assembly to measure the accurate light power
with error (2 mW). The standard photodetector was manu-
factured by United Detector Technologies; model QED-200
quantum eﬃciency detector, and AUV head assembly (model:
222 & 261). Semi transparent gold electrode (40 nm) was
deposited using shadow mask of area 0.0004 cm2 by thermal
evaporation technique to fabricate the MIS structure for elec-
trical measurements. The optical transparency of Au electrode
is around 20% compared to the transparent conducting oxide
(indium tin oxide) lm on glass. Current–voltage (I–V) and
capacitance–voltage (C–V) data were obtained with and without
continuous illumination of visible light.
Results and discussion
Schematic diagram of Au/HFO/SiO2/Si heterostructure is shown
in Fig. 1(a). Visible light was illuminated over the semi trans-
parent top Au electrode. Fig. 1(b) shows the morphology of the
polycrystalline HFO dielectric with thickness 4–5 nm. The local
structure of the ALD grown HFO mainly consists the mixture of
monoclinic/orthorhombic phase depending on the annealing
ambient.12,23 A thin layer of SiO2 (1 nm) was formed at the
interface of the HfO2 and Si during post-annealing process. In
the past, detailed studies on the transport properties have been
carried out over small gate area 300  300 nm2 using atomic
force microscopy/scanning tunneling microscopy tip and foundThis journal is © The Royal Society of Chemistry 2015interesting role of grain boundaries in the kinetics and charge
separation under application of E-eld responsible for device
failure. In present study, we used the large gate area 0.0004 cm2
and direct current measurement technique (micro manipula-
tors) for I–V and C–V measurements. Grazing incidence X-ray
diﬀraction (GIXRD) was performed to understand the global
microstructure and crystalline quality of 4–5 nm HfO2 thin
lms. It indicates that lms were polycrystalline in nature
having monoclinic crystal structure. Note that GIXRD was
carried out for 5 nm thin lms and it is obvious to have poor
signal to noise ratio in GIXRD data To enhance GIXRD signal to
noise ratio and clear display of GIXRD peaks, raw data were
smoothen for 2% and demonstrated for the present study.
GIXRD peaks were successfully indexed for monoclinic crystal
structure as shown in Fig. 2 and well matched with the 2 nm to
20 nm MOCVD grown crystalline HfO2 thin lms by A. Milanov
et al.25 and Arne Baunemann et al.26
To further check the capacitive performance of MIS capaci-
tors, a typical C–V response of heterostructure was investigated
in the frequency range from 1 kHz to 100 kHz at room
temperature under dark condition (Fig. 3(a) and (b)). Well
dened counterclock wise C–V responses were obtained at
various probe frequencies which clearly shows accumulation at
negative gate bias voltages and depletion at positive gate bias
voltages. Ideally, the high-k dielectric gate should not show any
hysteresis in the CV response but there is always trap charges atRSC Adv., 2015, 5, 35046–35051 | 35047
Fig. 3 Capacitance–Electric ﬁeld (C–E) hysteresis of Au/HFO/SiO2/Si
heterostructure, (a) as function of frequency (1–100 kHz), (b)
as function of applied E-ﬁeld at 100 kHz, and (c) at 100 kHz and
6 MV cm1 E1-stress with and without illumination of 60 mW light.
Fig. 4 Current–voltage (I–V) full cycle curves of Au/HFO/SiO2/Si
heterostructure, (a) device 1, and (b) device 2. Similar I–V curves were
observed for both the devices in dark. Giant Irreversible I–V switching
was observed on as grown sample and represented by 1st I–V run
under illumination of light. 2nd I–V run indicates the current charac-
teristic of device after ﬁrst giant irreversible switching.
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View Article Onlinethe interface which develops the hysteresis in C–V curves.27 The
observed C–V hysteresis behavior of MIS structure exhibited 1–2
V memory windows in the range of 1–100 kHz, depending
on probe frequencies and E-eld. The up and down sweeping of
C–V curves for 1 kHz probe frequency show a kink near the
depletion regions i.e. boundary of accumulation and depletion
region suggests high contribution of electronic space charge
carriers for low probe frequencies. Each C–V curves show a
considerable voltage-axis shi towards positive side due to the
presence of interface states. The at-band voltage shied
toward negative bias as the probe frequency was increased. It is
clear from the Fig. 3(b) that the memory window of the C–V
hysteresis increases with increase in E-eld; however it signi-
cantly reduces with increase in probe frequencies. Memory
window should provide the diﬀerent logic states for writing and
reading the data bits.28,29 Fig. 3(c) shows the C–V of MIS struc-
ture with and without light illumination at 100 kHz and
reasonable low E-eld stress (6 MV cm1 to avoid breakdown).
Interestingly, presence of light populates the charge carriers at
p-Si gate and stops the device to reach the inversion states. The
depletion region displays two minima like the inverted buttery
loops. These developments are mainly due to the charge carrier
injections into the HfO2 ultra thin lms. The counter-clockwise35048 | RSC Adv., 2015, 5, 35046–35051C–V hysteresis ruled out the possible polar nature of the HfO2
and trap assisted memory window in C–V curves at high probe
frequencies. These are due to trapped charges at the interfaces
or injected charges in high-k dielectrics under application of E-
stress and illumination of light.
Fig. 4(a) and (b) show the current–voltage (I–V) characteristic
of the Au/HFO/SiO2/p-Si heterostructure in dark and under
illumination of moderate light energy. Several devices were
tested for resistive switching in dark, none of them switched
under high E-eld (8 MV cm1), and gave extremely low
leakage current suitable for next generation logic elements in
contrast to earlier report.30 These devices were later illuminated
by moderate visible light with power 60 mW which in turn
switched theMIS current from high to low resistance states. The
average switching E-eld and high to low resistance ratio lies in
the range of 2.8–3.3 MV cm1 and 104 : 1, respectively
depending on quality of device. These small variations in
switching elds may be due to inhomogeneous distribution of
grain boundaries in large device area.12,31 Please note that we
have notmentioned the energy density of light source in present
investigation, because during illumination of light on devices,
large portion of silicon wafer which hold the devices also
received light and contribute in transport properties. Interest-
ingly it has been found that once the device switched under
light, it never recover the original high resistance, chargeThis journal is © The Royal Society of Chemistry 2015
Fig. 6 Summary of band alignment and interface of Au/HfO2/SiOx/
p-Si (x ¼ 2).
Fig. 5 Illustrates the current–voltage (I–V) curves of Au/HFO/SiO2/Si
heterostructure under dark and after illumination of light from 15 to
60 mW.
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View Article Onlineinjection may permanently changed the band oﬀ set and create
new impurities charge/trap levels as shown in the band diagram
and breakdownmechanism of devices under light (Fig. 6 and 7).
These devices were further checked for I–V behavior under
illumination of light which display nonlinear I–V curve with
high current level and marginal switching on either side of the
MIS device. It clearly shows that illumination of light perma-
nently damage the high resistance state of MIS device, the
current mechanism can be explained using Poole–Frenkel (PF)
or Schottky emission (SE) process.32
A further I–V investigation on the as grown sample with
various light illuminations was conducted to check the critical
light intensity responsible for permanent damage of high
resistance state (Fig. 5). Even small amount of light creates trap
levels in the heterostructure and shi the high resistance state
towards low resistance state. Utilization of 15 mW light inten-
sity lowered at least one order of resistance without any
switching, with further increase in light intensity, MIS structure
demonstrates switching but starts form the initial resistance
state developed due to illumination of 15 mW intensity. The
light intensity was increased from 15mW to 60mW to check the
switching behavior. The light intensity nearly 30 mW switched
the device from high to low resistance state which further re-set
to high resistance state during the negative bias E-eld which
provides a suitable condition for the nonvolatile resistive
memory. However the behavior and magnitude of resistive
switching varies from device to device and not robust and
reproducible in many cases which may be due to the presence
and distribution of grain boundaries in that particular device.28
The light intensity 45 mWmay considered as critical intensity
for unrecoverable low resistance state of device and excess
charge injection which creates permanent trap levels on either
side of the device. It is also clear that with slow and step wise
increase in light intensity provide a condition that one cannot
observe sharp switching. It suggests that light illumination
slowly creates the trap levels in devices which never recovered
aer removal of light. These devices illustrate nonlinear current
response with moderate memory window during forward and
reverse () E-eld switching even aer development of perma-
nent trap levels and charge carriers.This journal is © The Royal Society of Chemistry 2015Fig. 6 demonstrates the energy level diagram of Au/HFO/
SiO2/p-Si hetero-structure. Here F is the Au work function 5.1
eV; c is the semiconductor electron aﬃnity (1.8 eV for HfO2; 0.9
eV for SiO2; and 4.05 eV for Si); Eg is the bandgaps (5.8 eV for
HfO2; 8 eV for SiO2; and 1.1 eV for Si); Ev and Ec are the valence
and conduction band edges.2,3 In real scenario, the vacuum level
can be obtained with slight diﬀerent position for each material
due to charge injection. Two trap levels have beenmarked in the
regions of HfO2 and SiO2 due to charge injections or accumu-
lation aer illumination of light. These trap levels are the origin
of reduction of barrier height which easily inject electrons and
holes in either side of heterostructure under application of
external E-eld and presence of light. The Schottky barrier for
charge injection is relatively higher from Si into SiO2/HfO2
interface; on the other hand trapped charge carriers reduce the
electron barrier height near the conduction band. The band
match-up demonstrates that the existing MIS structures have a
very high band oﬀ-set value but it signicantly reduces due to
development of impurities, trapped charges, and depletion
region under illumination of light.
Fig. 7(a) and (b) show the possible change in the barrier
heights and the development of charge carriers at interfaces
under illumination of white light and the application of positive
and negative bias E-eld, respectively. Under illumination of
light, electrons accumulated the Si–HFO interface and devel-
oped the depletion (DL) region (Fig. 7(c)) which creates high
resistance states in the device. The devices switched abruptly
from high to low resistance state under application of critical
applied forward electric eld which may be due to the abrupt
breakdown the DL regions which set the device at low resistance
state. The breakdown of DL region provides the condition to
charge carriers for fast and abrupt ow in the external electric
circuit and set the device for permanent low resistance state
which never recovers under application of negative gate voltage.
We elucidate the abrupt change in the current as a modulation
of trapped charges across the HFO/Si interface.
To summarize, MIS structure with HFO as high-k dielectric
was investigated for capacitive and resistive switching with
and without illumination of light. A counter clockwise C–V withRSC Adv., 2015, 5, 35046–35051 | 35049
Fig. 7 Band alignment and interface condition of Au/HfO2/SiOx/p-Si
(x ¼ 2) heterostructure, (a) under positive gate voltage and illumination
of white light, (b) under negative gate voltage and illumination of white
light, (c) switching mechanism of high, switched, and low resistance
states with possible development of depletion region and its break-
down condition.
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View Article Online1–2 V memory windows was obtained for MIS structure for high
(1–100 kHz) probe frequency in dark that suggests the trap
charge assisted capacitive memory developed in the device
during the sweeping of gate voltage from negative to positive
bias and then again back to negative voltage. Illumination of
light has modied the inversion center of the heterostructure
and provides an inverted buttery loop in C–V spectra. Revers-
ible resistive switching was observed below critical light inten-
sity and E-eld due to transient trap charges in devices, however
the observed phenomena was not robust due the uneven
distribution of grain boundaries in the matrix. A sharp but
irreversible resistive switching with 104 : 1 resistance ratio was
observed under illumination of light. It is mainly due to charge
injection and permanent creation of trap levels in oxides. A
small amount of light may change HFO gated MIS structure
from not switchable to switchable resistive states with perma-
nent shi of their high resistance states to several order of low
resistance states. This report provides an insight to the
researchers and scientists working in area of high-k dielectrics
directly integrated with silicon for possible application for
resistive switching under moderate and low power light illu-
mination and possible device failure under excess dosage of
light illumination.Acknowledgements
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